You found EECE 5620.

VHDL/Verilog Synthesis & Design (Formerly 16.562)

Harbor turns your EECE 5620 notes into a readiness map so you can see what looks solid, shaky, or missing.

Built from this class—not a generic study guide.

Free to open · No card